Hot-wire chemical vapor deposition (HWCVD) is a promising technique for fabricating Silicon heterojunction (SHJ) solar cells. In this paper we describe our efforts to increase the open circuit voltage (Voe) while improving the efficiency of these devices. On p-type c-Si float-zone wafers, we used a double heterojunction structure with an amorphous nli contact to the top surface and an i/p contact to the back surface to obtain an open circuit voltage (Voe) of 679 mV in a 0.9 cm 2 cell with an independently confirmed efficiency of 19.1%. This is the best reported performance for a cell of this configuration. We also made progress on p-type CZ wafers and achieved 18.7% independently confirmed efficiency with little degradation under prolong illumination. Our best Voc for a p-type SHJ cell is 0.688 V, which is close to the 691 mV we achieved for SHJ cells on n-type c-Si wafers.
INTRODUCTION
Crystal silicon heterojunction solar cells use hydrogenated amorphous silicon (a-Si:H) as a thin, wide band gap layer that wraps around a high quality c-Si wafer passivating the emitter at the front and the contact in the back. These heterojunctions preserve the minority carrier lifetime in the bulk and reduce the surface recombination in crystal silicon heterojunction (SHJ) solar cells. As a consequence, SHJ cells have a high open-circuit voltage and high efficiency. The low temperature «250°C) and manufacturable processes have a great potential for large volume production of solar modules to meet the demand of rapid growth for solar electricity. The best cell efficiency has reached over 22% from Sanyo's R&D lab [1] . The high open circuit voltage (0.725 V) is believed to be a key to obtaining a low temperature coefficient for power output. The low processing temperature for c-Si solar cell production enables a low thermal budget and avoids bowing of thin wafers: this is a promising approach for the future thin c-Si wafer manufacturing. The basic principle of a heterojunction solar cell is to use wider gap materials to contact the c-Si such that carriers only go through the contact in one direction [8] . Figure 1 shows the schematics of the a-Si:H and c-Si heterojunction. The barriers at the conduction band only allow electrons to travel toward the a-Si:H (n) side. However, the barriers at the valence band seem to confine holes inside the c-Si because of high barriers at both the a-Si:H and the c-Si emitter and contact. However, holes do pass thorough the barrier and move to the a-Si:H (p) side.
It is believed that tunneling occurs in the a-Si:H (p) layers. 
EXPERIMENTAL
We use high quality float-zone (FZ) both n-type and ptype crystal Si wafers (either polished or anisotropically textured) and CZ wafers for high-efficiency cell development and study.
The Si wafers are (10~) orientated, 220 to 300 IJm in thickness, and 1-4 a·cm In resistivity. The minority carrier lifetime is on the order of 1 ms measured by a Sinton lifetime tester. All the wafers are subject to a thorough wet chemical cleaning process and a final 2-5% HF cleaning before being loaded into a HWCVD a-Si:H deposition chamber.
Texturing of the c-Si was done at NREL. We use 3-5% KOH with IPA at 80°C for both p-type and n-type wafers. The feature size of the pyramids is less than 10 microns measured using scanning electron microscope (SEM).
In the hot-wire CVD process, we use the multi-chamber T-system at NREL [9] to fabricate the emitter and back a-Si:H contact. In general, a load-locked multi-chamber system was used to avoid cross-contamination from different types of dopants in the different layers. We also used various filament materials such as Ta and W but kept the distance from substrate to the filament constant at 5 cm. We use pure SiH4 at a 20-sccm flow rate and 10 mTorr for intrinsic a-Si:H, with a substrate T of about 100°C. The low process temperature allows us to grow pure amorphous silicon directly on coSio The optimized i-layer thickness is about 3 nm and the growth rate ranges from 3 to 12 Als. Lower depos~tion rate allow u~ to better control the thickness of the I-layer because It only takes a few seconds. The doped emitter and back contact layers were deposited at a higher temperature from PHa/SiHJH2 (-200°C) and B2HslSiHJH2 (-250°C) doping gas mixtures. Their thickness is about 4-6 nm.
978-1-4244-1641-7/08/$25.00 ©2008 IEEE High-resolution transmission electron microscopy (HRTEM) was used to study the interfaces, the thickness, and conformal coverage of the a-Si:H and ITO layer. We used a standard RCA 1 and 2 clean procedure after in-house texturing the wafer before deposition of the a Si:H emitter and back contact.
RESULTS
We found this clean procedure was enough to remove the residual impurities and have a good Voc on textured wafers. Earlier, we have used our extensive clean procedure for flat wafers on textured ones with less success. We found that some of the textured features were removed after the chemical wet clean. Therefore, we may keep the surface clean with high Voc but lost the optical enhancement.
In searching for a new cleaning procedure for text~red wafers, it is helpful that the standard RCA process gives good results. We will start from here and eventually improve the cleaning process.
We found that the double-heterojunction was essential for high Voe [3] . With a-Si:H double heterojunctions, the lifetime of the minority carriers is in the range of 1 ms and the back surface recombination velocity can be reduced to -15 cm/s. high lifetime and low surface recombination velocity are the factors to improve cell performance. Many other groups [10] [11] [12] [13] also reported the effective surface passivation of a-Si:H to coSio In addition to high lifetime, we found that contact formation to the thin doped a-Si:H layer was also critical [7] . We reported before that Ti directly deposited on thin doped a-Si:H layers caused a decrease in Voe. Our early SHJ cells suffered from a low FF. The ITO on the back contact of the heterojunction solar cells was considered the cause.
We tried to use a metal with much higher conductivity than the TCO to directly contact the a-Si:H doped layer to reduce the FF loss. We succeeded in improving the FF but discovered complications. This effect can be very important to avoid possible metal indiffusion at the back and make a high Voe cell. An AI contact to a p-type a-Si:H layer seems to form a good contact with a high Voc. Notice that our record cell used an AI direct contact to the p-Iayer in the back. This did not cause a rapid decrease of Voc as we mention before with the Ti contact. It seems that some metals are easier diffusers than others. 978-1-4244-1641-7/08/$25.00 ©2008 IEEE In summary of our SHJ cells research, we use planar wafers as our baseline because the cleaning and coverage of the films is relatively easy. This gave us a good starting point. We found that the wafer with a carrier lifetime over 700 IJs after a-Si:H emitter and back contact, in general, will lead to a Voc over 0.680 V. Once the wafer can have a high Voc , we texture the wafer and make high efficiency cells . We use SEM and TEM to further investigate our textured SHJ solar cell. Figure 4a shows SEM picture of our 19% SHJ cell's textured surface. It appears that the surface was textured with less than 10 !-1m pyramids. Our texturing still needs some improvement. The distribution of the pyramid's size is still too large.
Figure 4b of TEM picture shows that our a-Si:H thin layers and ITO are conformally covering the textured surface even at the tip and the valley of the pyramids. Experimentally, TEM confirms that HWCVD has provided high quality conformal layers even at a few nm in thickness and so does our ITO coating. We believe that the conformal coating of HWCVD is one of the keys to making high Voc textured SHJ cells.
Light exposure time (hr) Figure 5 . Efficiency of a p-type CZ wafer SHJ cell as a function of light exposure time. Figure 5 shows light soaking data on our CZ p-type SHJ solar cell. Our data show that there is little degradation on CZ p-type c-Si regard to a-Si:H related issues. We have not excluded B-O related degradation but the stable efficiency is high. We concluded that widely available p-type CZ c-Si can be used for SHJ solar cell. Currently, only n-type c-Si SHJ solar cells are in production.
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DISCUSSIONS
We used Figure 6 to discuss the issues with SHJ solar cells and a pathway to even higher efficiency. Figure 6 shows an Internal quantum efficiency (IQE) data of PERL cell from University of New South Wales [14] , HIT cell from Sanyo [15] , and SHJ cell from NREL. It clearly shows that Sanyo and NREL cell have a similar IQE. However, both IQE have a less response in the infrared region, from 1000 to 1200 nm, compared to the PERL cell. This leads to a J sc deficit about 4 mAlcm 2 . A record PERL cell has J sc about 43 mAlcm 2 and the best HIT cell has a J sc of 39 mAlcm 2 . Increase red response in SHJ cell will be the key for further improvement of cell efficiency and ultimately a record efficiency over 25 %. The advantages of using HWCVD in comparison to plasma-enhanced CVD are the fast deposition rate and, more important, the wide deposition parameters for forming conformal covered heterojunctions of high Voc. Additionally, the low temperature (below 200°C for entire cell process) makes HWCVD one of only a few promising methods for the production of next generation ultra-thin Si wafer solar cells with low stress.
